			ATTY, DOCKET NO.		SERIAL NO.		
	*		100665.0044US2		10/026,337	,	,
LIST OF F	REFERENCES CITED BY A	PPLICANT	APPLICANY		10/020,007		
(Use severa	rshalls [Enecossary)		Jesse Pedigo		GROUP		
	APR 0 2 2002		12/20/01		1732		
	APR 0 2 aug 51						
U.S. PATEN	NGCB MENTS						
						ENIN	IO DATE
"EXAMINER INITIAL	DOCUMENT NUMBER	DATE	Method and Structure to Interconnect Traces of	CLASS	SUBCLASS	IF APPR	IG DATE COPRIATE
A)	5,906,042	05/25/99	Two Conductive Layers in a Printed Circuit Board	29	852	10/04	1 /95
	5,925,414	07/20/99	Nozzle and Method for Extruding Conductive Paste Into High Aspect Ratio Openings	427	282	07/20)/99
	5,994,779	11/30/99	Semiconductor Fabrication Employing a Spacer Metallization Technique	257	773	05/02	2/97
	6,000,129	12/14/99	Process for Manufacturing a Circuit with Filled Holes	29	852	03/12	 2/98
	6,009,620	01/04/00	Method of Making a Printed Circuit Board Having	29	852	07/15	5/98
6,079,100		06/27/00	Method of Making a Printed Circuit Board Having Filled Holes and Fill Member for Use Therewith		852	05/12	 2/98
	6,090,474 6,106,891	07/18/00	Flowable Compositions and Use in Filling Vias and Plated Through-Holes	428	209	07/18	3/00
		08/22/00	Via Fill Compositions for Direct Attach of Devices and Method for Applying Same	427	97	12/18	3/98
	6,138,350	10/31/00	Process for Manufacturing a Circuit Board with Filled Holes	29	852	02/25	 5/98
	6,153,508	11/28/00	Multi-Layer Circuit Having a Via Matrix Interlayer Connection and Method for Fabricating the Same	438	622	02/19	9/98
	6,276,055	08/21/01	Method and Apparatus for Forming Plugs in Vias of a Circuit Board Layer	29	852	09/24	1/98
•	6,281,448	08/28/01	Printed Circuit Board and Electronic Components	174	260	08/10)/99
KH	6,282,782	09/04/01	Forming Plugs in Vias of Circuit Board Layers and Subassemblies	29	852	09/02	2/99
			REO				•
			APP OF THE				
FOREIGN P	ATENT DOCUMENTS		APRO POR				
	DOCUMENT NUMBER	DATE	Direction of the second of the	CLASS	SUBCLASS	TRANSLA	
PO	EP 0 194 247 A2				_	YE8	100
	EP 0 713 358 A2	 					

۽ ٿ

1, 40,ct	EP 0 723 388 A1 🗸					2,	
PR 02 000	GB 2 120 017 A						
	GB 2 341 347 A			-	_		
CENT O MICE	GB 2 246 912 A U		1	-			
	JP 04239193 ℃			-	_		
	JP 05275819 🗸 .			<u> </u>			Ī
	JP-53-10487		·	-	_		ľ
	JP 54-139065 €				_		
	니다.62-277794 .			_			
	JP 62-287696 v						
	JP 03004595 V			-			
	JP 04186792 :V	er			La the War with Man	* macrac	-
	JP 07176871						
	JP 08172265 _ ′			_			
	JP 08191184			-			-
	JP 09321399 1						
	JP 09083135		^				
	JP 10065339		A CO	-			
	JP 10256687		APROLIVE				
	JP 11054909 ./		10 7 3002 CD				r
	JP 1173696		APROSINED TO TOO		_		
	JP 1236694		NZ.				
	JP 58011172						
	FR 2 684 836				_		
4	FR 2 714 567			_			
Ro	WO 86/06243			_	_		

O ME	
Multilayer Printed Circuit Board Connection	ions, April 1996
Process for Forming Copper Clad Vias,	August 1989
EXAMINER	DATE CONSIDERED 12004
*EXAMINER: Initial if reference considered, whether or not cit	tation is in conformance with MPEP 609; Draw line through citation if not porm with next communication to applicant.

RECEIVED
TO 1700

LIST OF REFERENCES CITED BY APPLICANT (Use several sheets if necessary P E APPLICANT Jesse Pedigo FEING DATE 12/20/01 1732

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DAT IF APPROPRIA
20	3,601,523	08/24/71	Through Hole Connectors	174	68.5	06/19/70
	4,106,187	08/15/78	Curved Rigid Printed Circuit Boards	29	625	01/16/76
INITIAL	4,283,243	08/11/81	Use of Photosensitive Stratum to Create Through- Hole Connections in Circuit Boards	156	237	03/20/80
	4,360,570	11/23/82	Use of Photosensitive Stratum to Create Through- Hole Connections in Circuit Boards	428	596	06/15/81
T- 78 (8 78 78 78 78 78 78 78 78 78 78	4,622,239_	11/11/86	Method and Apparatus for Dispensing Viscous Materials	427	96	02/18/86
	4,700,474	10/20/87	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards	29	846	11/26/86
	4,777,721	10/18/88	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,783,247	11/8/88	Method and Manufacture for Electrically Insulating Base Material Used in Plated-Through Printed Circuit Panels	204	181.1	05/15/86
	4,884,337	12/05/89	Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,964,948	10/23/90	Printed Circuit Board Through Hole Technique	156	659	11/13/89
	4,995,941	02/26/91	Method of Manufacture Interconnect Device	156	630	05/15/89
	5,053,921	10/01/91	Multilayer Interconnect Device and Method of Manufacture Thereof	361	386	10/23/90
	5,058,265	10/22/91	Method for Packaging a Board of Electronic Components	29	852	09/10/90
	5,145,691	09/08/92	Apparatus for Packing Filler into Through-Holes or the Like in a Printed Circuit Board .	425	110	03/22/91
	5,220,723	06/22/93	Process for Preparing Multi-Layer Printed Wiring Board	29	830	11/04/91
	5,274,916	01/04/94	Method of Manufacturing Ceramic Multilayer Electronic Component	29	848	12/17/92
	5,451,721	09/19/95	Multilayer Printed Circuit Board and Method for Fabricating Same	174	261	09/24/91
W	5,456,004	10/10/95	Anisotropic Interconnect Methodology for Cost Effective Manufacture of High Density Printed Circuit Boards	29	852	01/04/94
<i>R</i> 0	5,471,091	11/28/95	Techniques for Via Formation and Filling	257	752	08/26/91

TO POLICE	5,532,516	07/02/96	Techniques for Via Formation and Filling	257	752	03/28/9
2 000	5,540,779	07/30/96	Apparatus for Manufacture of Multi-Layer Ceramic Interconnect Structures	118	692	03/01/9
R	5,578,151	11/26/96	Manufacture of A Multi-Layer Interconnect Structure	156	64	03/01/9
MY & TO COM	5,591,353	01/07/97	Reduction of Surface Copper Thickness on Surface Mount Printed Wire Boards with Copper Plated Through Holes by the Chemical Planarization Method	216	18	08/18/9
	5,610,103	03/11/97	Ultrasonic Wave Assisted Contact Hole Filling	437	225	12/12/9
	5,637,834	06/10/97	Multilayer Circuit Substrate and Method for Forming Same	174	264	02/03/9
	5,662,987	09/02/97	Multilayer Printed Wiring Board and Method of Making Same	428	209	02/01/9
	5,699,613	12/23/97	Fine Dimension Stacked Vias for a Multiple Layer Circuit Board Structure	29	852	09/25/9
	5,744,285	-04/28/98	Composition and Process for Filling Vias	430	318	07/18/96
	5,753,976	-05/,19/98	Multi-Layer Circuit Having a Via Matrix Interlayer Connection	257	774	06/14/96
	5,761,803	06/09/98	Method of Forming Plugs in Vias of A Circuit Board by Utilizing a Porous Membrane	29	852	06/26/96
	5,766,670,	06/16/98	Via Fill Compositions for Direct Attach of Devices and Methods for Applying Same	427	8	11/17/93
	5,822,856	10/20/98	Manufacturing Circuit Boards Assemblies Having Filled Vias	29	832	06/28/96
AU.	5,824,155	10/20/98	Method and Apparatus for Dispensing Viscous Material	118	410	11/08/95
FOREIGN PAT	ENT DOCUMENTS	•			•	•
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	6UBCLASS	TRANSLATION
OTHER REFER	RENCES (Including Author, Tit	le, Date, Pertiner	nt Pages, Etc.)	1		<u> </u>
						Ģ.
		-				
			DATE CONSIDERED			

				r tool kareena		HPHILI VI		
			MAIO	100665.0044US2		SERVE NO.		
LIST OF	REFERENCES CITED BY API	PLICANT/	11111 (5)	100665.0044US2	l	10/026337		
•	al sheets if necessary)	PATER	1 1 2002 =	Jesse Pedigo	•			
	,	E C	. J.	FILING DAYE		GROUP		
		14	PADEMARKOFT	December 20, 2001		1732		
		· · · · · · · · · · · · · · · · · · ·						
	·				ليجب		n.	
U.S. PATE	NT DOCUMENTS			<i></i>		100		3
*EXAMINER INITIAL	COCUMENT NUMBER	DATE		NAME	CLASS	ansorigh)	FIL'NO	O DATE OPRIATE
AD	4,945,313	07/31/90	Synchronous Dem Tuned Band-Pass	odulator Having Automatically Filter	329	(49)	06/05	/89
	5,117,069	05/26/92	Circuit Board Fabr	ication	174	261	09/28	/90
	5,133,120	07/28/92		Conductive Material into Printed Wiring Boards	29	852	03/15	/91
	5,277,854	01/11/94	Methods and Appa Fibers	Methods and Apparatus for Making Grids from Fibers				/91
· · · ·	5,332,439.	07/26/94	Screen Printing Ap Holes in Circuit Bo	118	213	08/18/92		
	5,707,575	01/13/98	Composite Metallic	Method for Filling Vias in Ceramic Substrates with Composite Metallic Paste			07/28/94	
	5,744,171	04/28/98		System for Fabricating Conductive Epoxy Grid Array Semiconductor Packages			05/12	/97
	5,753,976	05/19/98	Multi-Layer Circuit Connection	Having a Via Matrix Interlayer	257	774	4 06/14/96	
	6,015,520	01/18/00	Method for Filling I	Holes in Printed Wiring Boards	264	104	05/15/97	
	6,149,857	11/21/00	1	Films and Coatings Having ctive Pathways Therein	264	429	12/22/98	
	6,184,133	02/06/01	Method of Forming Insulator Filled Thr	an Assembly Board With ough Holes	438	667	02/18	/00
A	6,261,501	07/17/01	Resin Sealing Met Device	hod for a Semiconductor	264	272.15	2.15 01/22/99	
FOREIGN I	PATENT DOCUMENTS		•		•			
······································	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	BUBCLASS	TRANSLAT	
							YEB	NO
ASS	WO 00/13474					<i>~</i>		
OTHER RE	FERENCES (Including Author, Title,	Date, Pertinent	Pages, Etc.)					
EXAMINER	' QOL		DATE	CONSIDERED 4/200	*4			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

						·			
-					ATTY. DOCKET NO.		SERIAL NO		
		SELECTED DV ADI	O VICANIE C	F	100970.665044US2		10/026337	•	
		RENCES CITED BY APP	/~`	ريخ)/ م	APPLICANT				ļ
(Use several	l sheets	if necessary)	70	~m ๊ซไ	Pedigo, Jesse		·		
			APR	25 ZULD (E)	FILING DATE	ļ	GROUP)	73.	ح
				ž/	20 December 2001		To-be deter	mined	•
			AIE	WT & TRADILE					
U.S. PATEN	T DOC	UMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILINI IF APPR	O DATE OPRIATE
1 80	AA	6,193,144	02/27/01	Paste Providing N Apparatus and Sy	Methods, Soldering Method and ystem Therefor	228	248	01/22	/98
R	BB	6,491,204	12/10/02	Stencil Wiping De	evice	228	22	11/22	/00
	СС								
	DD							A	
	EE			·			4/2	TO CO	
	FF	ريان <u>د</u> اري الموادي	المحددة المواري	and the second	المستحدد المستحجة التيادات		2	و ح	10 S
	GG						7	2	10
	нн						,	O	•
	II								
FOREIGN PA	ATENT	DOCUMENTS	<u></u>	•			· · · · · · · · · · · · · · · · · · ·	•	
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLA YES	TION NO
	IJ								
	кк								
	LL								
	мм								
	NN								
OTHER REF	ERENC	CES (Including Author, Title,	Date, Pertinent	Pages, Etc.)					
80	00	Shoki Oikawa, et al., Solder	r Coating Device	e, December 1, 198	38				
EXAMINER	Ć	200ta		DATE	CONSIDERED 4/200	- - -			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)



ATTY, DOCKET NO.	SERIAL NO.
100665.0044US2	10/026337
APPLICANY	
Jesse Pedigo	
FILING DATE	GROUP
December 20.2000 FILE	1732

MAY 1 0 2002

U.S. PATENT DOCUMENTS

EXAMINER	OOCUMENT NUMBER	DATE	HAME + C 1700	CLASS	SUBCLASS	FILING DATE
AO	5,954,313	09/04/90	Method and Apparatus for Filling High Density Vias	419	9	02/03/89
	5,117,069	05/26/92	Circuit Board Fabrication	174	261	09/28/90
	5,133,120	07/28/92	Method of Filling Conductive Material Into Through Holes of Printed Wiring Boards	29	852 ⁻	03/15/91
	-5,145,691	09/08/92	Apparatus for Packing Filler into Through-Holes or the Like in a Printed Circuit Board	425	110	03/22/91
		01/11/94	Methods and Apparatus for Making Grids from Fibers	264	-86	-06/06/91
	5,332,439	07/26/94	Screen Printing Apparatus for Filling Through- Holes in Circuit Board with Paste	118	213	08/18/92
	5,540,779	07/30/96	Apparatus for Manufacture of Multi-Layer Ceramic Interconnect Structures	118	692	03/01/95
	5,578,151	11/26/96	Manufacture of a Multi-Layer Interconnect Structure	156	64	03/01/95
	5,610,103	03/11/97	Ultrasonic Wave Assisted Contact Hole Filling	437	225	12/12/95
	5,707,575	01/13/98	Method for Filling Vias in Ceramic Substrates with Composite Metallic Paste	264	104	07/28/94
	5,744,171	04/28/98	System for Fabricating Conductive Epoxy Grid Array Semiconductor Packages	425	110	05/12/97
	5,766,670	06/16/98	Via Fill Compositions for Direct Attach of Devices and Methods for Applying Same	427	8	11/17/93
	5,851,344	12/22/98	Ultrasonic Wave Assisted Contact Hole Filling	156	379.6	09/24/96
	5,925,414	07/20/99	Nozzle and Method for Extruding Conductive Paste into High Aspect Ratio Openings	427	282	02/12/97
	6,015,520	01/18/00	Method for Filling Holes In Printed Wiring Boards	264	104	05/15/97
	6,149,857	11/21/00	Method of Making Films and Coatings Having Anisotropic Conductive Pathways Therein	264	429	12/22/98
	6,184,133	02/06/01	Method of Forming an Assembly Board with Insulator Filled Through Holes	438	667	02/18/00
R	6,261,501	07/17/01	Resin Sealing Method for a Semiconductor Device	264	272.15	01/22/99

,	•		OIPE	101					
FOREIGN P	ATENT	DOCUMENTS	MAY 0 7 201	02 (%)					
		DOCUMENT NUMBER	CAL DATE	TE ST	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
			DATE THADEMA	<u>*************************************</u>				YES	NO
			- IADE						
OTHER RE	FERENC	CES (Including Author, Til	tle, Date, Pertinent F	²ages, Etc	c.)				
				<u> </u>					
EXAMINER	0	Deta			DATE CONSIDERED 4/2004				
					informance with MPEP 609; Draw line three communication to applicant.	ough citati	on if not	-	